

















Spectre   simulator.   A   benchmark   OTA   circuit   is   used   to 
demonstrate the behavioural model development and a 7
th  order 
video   filter   has   been   designed   to   demonstrate   hierarchical 
optimisation at the system level. The results have been verified 
with transistor level simulations and suggest that an accurate 




















the   entire   performance   evaluation   at   transistor   level   is 









optimisation approaches  do not  consider yield  in the  design 
process. This paper proposed a novel hierarchical optimisation 










































is   called   multi­objective   optimisation   (MOO)   which   can   be 
generally stated as:
M m x f Maximise Minimise m ... 2 , 1 ), ( / =



















­ Perform non­dominated sorting and identify fronts , Fi (i=1,2...etc)
­ Set new population , Pt+1 = 0, and fill Pt+1 with Fi ,(Pt+1 U Fi) as long as |Pt+1|+|Fi|<N.
­ Perform crowding sort and place most widely spread solution in P t+1
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model   can   be   created   that   represents   these   data   points. 
Interpolation is one of the techniques that can be used to model 
these   data   points.   In   this   technique,   the   number   of   fitting 





























model   developed   in   the   previous   stage   will   be   defined   in 








































The   designable   parameters   must   be   constrained   within   a 























































Design: gm :  ∆gm: ro : ∆ro: pm: ∆pm :
2 109µ 0.75% 382k 0.75% 87.9 1.74%
3 109µ 0.75% 384k 0.75% 87.8 1.73%
19 110µ 0.74% 371k 0.74% 88.0 1.73%
34 111µ 0.75% 497k 0.74% 85.3 1.71%
35 111µ 0.73% 375k 0.75% 87.9 1.73%
61 112µ 0.73% 458k 0.74% 86.1 1.71%
209 120µ 0.70% 486k 0.74% 82.7 1.70%










































































































Design: gm (µ) :  Attn (dB): Fp(MHz): Fs(MHz):
11 122.3 40.3 6.1 8.3
22 131.6 47.4 5.4 7.5
15 108.9 45.9 5.3 7.3
70 113.8 55.1 5.7 8.9


























analogue   system.   Multi­objective   optimisation   based   on   an 




performance   and   variation   analysis.   A   behavioural   model 
developed   in   Verilog­A   is   used   together   with   this   table   to 
determine the parameters required to achieve the highest yield 
within a given specification. The behavioural model is used for a 
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Figure 10.  Monte Carlo Plot of Filter response